
CDCR83
DIRECT RAMBUS CLOCK GENERATOR
SCAS632B APRIL 2001 REVISED OCTOBER 2005
11
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PARAMETER MEASUREMENT INFORMATION
MULT0 and/or
MULT1
CLK/CLKB
t(MULT)
Figure 9. MULT Transition Timings
STOPB
t(CLKOFF)
(see Note A)
t(ON)
t(STOP)
t(CLKSETL)
t(CLKON)
(see Note A)
Clock output settled
within 50 ps of the
phase before disabled
Clock enabled
and glitch free
Output clock
not specified
glitches ok
CLK/CLKB
NOTE A: Vref = VO ± 200 mV
Figure 10. STOPB Transition Timings